My Account Log in

1 option

Switch-level timing simulation of MOS VLSI circuits / by Vasant B. Rao ... [and others].

LIBRA TK7874 .S87 1989
Loading location information...

Available from offsite location This item is stored in our repository but can be checked out.

Log in to request item
Format:
Book
Contributor:
Rao, Vasant B.
Series:
Kluwer international series in engineering and computer science ; SECS 66.
Kluwer international series in engineering and computer science. VLSI, computer architecture, and digital signal processing
The Kluwer international series in engineering and computer science ; SECS 66. VSLI, computer architecture and digital signal processing
Language:
English
Subjects (All):
Integrated circuits--Very large scale integration--Computer simulation.
Integrated circuits.
Integrated circuits--Very large scale integration.
Physical Description:
x, 209 pages : illustrations ; 25 cm.
Place of Publication:
Boston : Kluwer Academic Publishers, [1989]
Notes:
Includes index.
Bibliography: pages [193]-203.
ISBN:
0898383021
OCLC:
18557247

The Penn Libraries is committed to describing library materials using current, accurate, and responsible language. If you discover outdated or inaccurate language, please fill out this feedback form to report it and suggest alternative language.

My Account

Shelf Request an item Bookmarks Fines and fees Settings

Guides

Using the Library Catalog Using Articles+ Library Account