1 option
InP DHBT-based clock and data recovery circuits for ultra-high-speed optical data links
- Format:
- Book
- Author/Creator:
- Makon, Robert Elvis
- Language:
- English
- Physical Description:
- 1 online resource (VI, 167 p. p.)
- Place of Publication:
- KIT Scientific Publishing 2006
- Language Note:
- English
- Summary:
- In this work, up to 80 Gbit/s monolithically integrated clock and data recovery (CDR) circuits with 1:2 demultiplexer are developed. The integrated circuits are manufactured using an InP double heterojunction bipolar transistor (DHBT) technology, featuring cut-off frequency values of more than 250 GHz. The outstanding and (to some extent) record achievements throughout the work make an essential contribution to the development of future optical telecommunication networks operating at 80 Gbit/s.
The Penn Libraries is committed to describing library materials using current, accurate, and responsible language. If you discover outdated or inaccurate language, please fill out this feedback form to report it and suggest alternative language.