Use of One ST9 Timer for Handling a J1850 50 Kbit/Sec. Implementation

Format:

Conference/Event

Author/Creator:

Malusardi, Pietro, author.

Conference Name:

International Congress & Exposition (1991-02-25 : Detroit, Michigan, United States)

Language:

English

Physical Description:

1 online resource

Place of Publication:

Warrendale, PA SAE International 1991

Summary:

This paper describes a mixed hardware and software implementation for the SAE-J1850 protocol (1). This implementation is general and can be adapted to most J1850 based systems. Each node is entirely managed by one ST9 microprocessor. That means that the same micro controls the application and the bus.To interface with the bus the micro uses one ST9 16-bit timer and two register banks. As a result this system can be implemented using any ST9 microprocessor.Only a simple external circuitry is needed to drive and buffer the bus, as well as filtering the incoming signals. Bit decoding, CRC check/generation and consistency checks are done internally to the micro, thanks to the sophisticated hardware of the standard ST9 16-bit timer.The data link, network, transport, session and presentation layers are implemented by software. Therefore this implementation is perfectly suited for nodes with application layers of medium complexity, such as doors, lights, speed control, A/C control, instrumentation, distributed audio modules, et cetera

Notes:

Vendor supplied data

Publisher Number:

910710

Access Restriction:

Restricted for use by site license