My Account Log in

1 option

Transactions on High-Performance Embedded Architectures and Compilers III / edited by Per Stenström.

SpringerLink Books Computer Science (2011-2024) Available online

View online
Format:
Book
Contributor:
Stenström, Per, Editor.
SpringerLink (Online service)
Series:
Computer Science (SpringerNature-11645)
Transactions on High-Performance Embedded Architectures and Compilers, 1864-3078 ; 6590
Language:
English
Subjects (All):
Computer arithmetic and logic units.
Microprocessors.
Computer architecture.
Computer input-output equipment.
Logic design.
Computer networks.
Compilers (Computer programs).
Arithmetic and Logic Structures.
Processor Architectures.
Input/Output and Data Communications.
Logic Design.
Computer Communication Networks.
Compilers and Interpreters.
Local Subjects:
Arithmetic and Logic Structures.
Processor Architectures.
Input/Output and Data Communications.
Logic Design.
Computer Communication Networks.
Compilers and Interpreters.
Physical Description:
1 online resource (XIV, 299 pages) : 171 illustrations, 66 illustrations in color.
Edition:
1st ed. 2011.
Contained In:
Springer Nature eBook
Place of Publication:
Berlin, Heidelberg : Springer Berlin Heidelberg : Imprint: Springer, 2011.
System Details:
text file PDF
Summary:
Transactions on HiPEAC aims at the timely dissemination of research contributions in computer architecture and compilation methods for high-performance embedded computer systems. Recognizing the convergence of embedded and general-purpose computer systems, this journal publishes original research on systems targeted at specific computing tasks as well as systems with broad application bases. The scope of the journal therefore covers all aspects of computer architecture, code generation and compiler optimization methods of interest to researchers and practitioners designing future embedded systems. This third issue contains 14 papers carefully reviewed and selected out of numerous submissions and is divided into four sections. The first section contains the top four papers from the Third International Conference on High-Performance Embedded Architectures and Compilers, HiPEAC 2008, held in Göteborg, Sweden, in January 2008. The second section consists of four papers from the 8th MEDEA Workshop held in conjunction with PACT 2007 in Brasov, Romania, in September 2007. The third section contains two regular papers and the fourth section provides a snapshot from the First Workshop on Programmability Issues for Multicore Computers, MULTIPROG, held in conjunction with HiPEAC 2008.
Other Format:
Printed edition:
ISBN:
978-3-642-19448-1
9783642194481
Access Restriction:
Restricted for use by site license.

The Penn Libraries is committed to describing library materials using current, accurate, and responsible language. If you discover outdated or inaccurate language, please fill out this feedback form to report it and suggest alternative language.

Find

Home Release notes

My Account

Shelf Request an item Bookmarks Fines and fees Settings

Guides

Using the Find catalog Using Articles+ Using your account