My Account Log in

1 option

Introduction to Noise-Resilient Computing / by Svetlana N. Yanushkevich, Seiya Kasai, Golam Tangim, A.H. Tran.

Springer Nature Synthesis Collection of Technology Collection 4 Available online

View online
Format:
Book
Author/Creator:
Yanushkevich, Svetlana N., Author.
Kasai, Seiya., Author.
Tangim, Golam., Author.
Tran, A.H., Author.
Series:
Synthesis Lectures on Digital Circuits & Systems, 1932-3174
Language:
English
Subjects (All):
Engineering.
Electronic circuits.
Automatic control.
Robotics.
Automation.
Computers.
Technology and Engineering.
Electronic Circuits and Systems.
Control, Robotics, Automation.
Computer Hardware.
Local Subjects:
Technology and Engineering.
Electronic Circuits and Systems.
Control, Robotics, Automation.
Computer Hardware.
Physical Description:
1 online resource (XIX, 132 p.)
Edition:
1st ed. 2013.
Place of Publication:
Cham : Springer International Publishing : Imprint: Springer, 2013.
Summary:
Noise abatement is the key problem of small-scaled circuit design. New computational paradigms are needed -- as these circuits shrink, they become very vulnerable to noise and soft errors. In this lecture, we present a probabilistic computation framework for improving the resiliency of logic gates and circuits under random conditions induced by voltage or current fluctuation. Among many probabilistic techniques for modeling such devices, only a few models satisfy the requirements of efficient hardware implementation -- specifically, Boltzman machines and Markov Random Field (MRF) models. These models have similar built-in noise-immunity characteristics based on feedback mechanisms. In probabilistic models, the values 0 and 1 of logic functions are replaced by degrees of beliefs that these values occur. An appropriate metric for degree of belief is probability. We discuss various approaches for noise-resilient logic gate design, and propose a novel design taxonomy based on implementation of the MRF model by a new type of binary decision diagram (BDD), called a cyclic BDD. In this approach, logic gates and circuits are designed using 2-to-1 bi-directional switches. Such circuits are often modeled using Shannon expansions with the corresponding graph-based implementation, BDDs. Simulation experiments are reported to show the noise immunity of the proposed structures. Audiences who may benefit from this lecture include graduate students taking classes on advanced computing device design, and academic and industrial researchers. Table of Contents: Introduction to probabilistic computation models / Nanoscale circuits and fluctuation problems / Estimators and Metrics / MRF Models of Logic Gates / Neuromorphic models / Noise-tolerance via error correcting / Conclusion and future work.
Contents:
Introduction to probabilistic computation models
Nanoscale circuits and fluctuation problems
Estimators and Metrics
MRF Models of Logic Gates
Neuromorphic models
Noise-tolerance via error correcting
Conclusion and future work.
ISBN:
9783031798559
3031798554

The Penn Libraries is committed to describing library materials using current, accurate, and responsible language. If you discover outdated or inaccurate language, please fill out this feedback form to report it and suggest alternative language.

Find

Home Release notes

My Account

Shelf Request an item Bookmarks Fines and fees Settings

Guides

Using the Find catalog Using Articles+ Using your account