1 option
IEEE Std 1800-2017 (Revision of IEEE Std 1800-2012) : IEEE Standard for SystemVerilog--Unified Hardware Design, Specification, and Verification Language / Institute of Electrical and Electronics Engineers.
- Format:
- Book
- Author/Creator:
- Institute of Electrical and Electronics Engineers, author, issuing body.
- Language:
- English
- Subjects (All):
- Programming languages (Electronic computers).
- Physical Description:
- 1 online resource (1315 pages)
- Other Title:
- IEEE Std 1800-2017
- Place of Publication:
- New York : IEEE, [2018]
- Summary:
- The definition of the language syntax and semantics for SystemVerilog, which is a unified hardware design, specification, and verification language, is provided. This standard includes support for modeling hardware at the behavioral, register transfer level (RTL), and gate-level abstraction levels, and for writing testbenches using coverage, assertions, object-oriented programming, and constrained random verification. The standard also provides application programming interfaces (APIs) to foreign programming languages. (The PDF of this standard is available at no cost at http://ieeexplore.ieee.org/browse/standards/get-program/page/series?id=80 compliments of Accellera Systems Initiative).
- Notes:
- Description based on publisher supplied metadata and other sources.
- ISBN:
- 1-5044-4509-0
The Penn Libraries is committed to describing library materials using current, accurate, and responsible language. If you discover outdated or inaccurate language, please fill out this feedback form to report it and suggest alternative language.