My Account Log in

1 option

Logic testing and design for testability / Hideo Fujiwara.

MIT Press Direct (eBooks) Available online

View online
Format:
Book
Author/Creator:
Fujiwara, Hideo, Author.
Series:
MIT Press series in computer systems Logic testing and design for testability
Language:
English
Subjects (All):
Logic circuits--Testing.
Logic circuits.
Physical Description:
1 online resource (x, 284 pages) : illustrations
Place of Publication:
Cambridge, Mass. : MIT Press, 1985
Language Note:
English
Summary:
Today's computers must perform with increasing reliability, which in turn depends on the problem of determining whether a circuit has been manufactured properly or behaves correctly. However, the greater circuit density of VLSI circuits and systems has made testing more difficult and costly. This book notes that one solution is to develop faster and more efficient algorithms to generate test patterns or use design techniques to enhance testability - that is, "design for testability." Design for testability techniques offer one approach toward alleviating this situation by adding enough extra circuitry to a circuit or chip to reduce the complexity of testing. Because the cost of hardware is decreasing as the cost of testing rises, there is now a growing interest in these techniques for VLSI circuits. The first half of the book focuses on the problem of testing: test generation, fault simulation, and complexity of testing. The second half takes up the problem of design for testability: design techniques to minimize test application and/or test generation cost, scan design for sequential logic circuits, compact testing, built-in testing, and various design techniques for testable systems.
Contents:
I. Logic testing 1. Introduction to logic testing 2. Test generation 3. Fault simulation 4. The complexity of testing II. Design for testability 5. Introduction to design for testability 6. Design to minimize the cost of test application 7. Design to minimize the cost of test generation 8. Scan design for sequential logic circuits 9. Design for built-in self-testing Bibliography Index
Notes:
Bibliographic Level Mode of Issuance: Monograph

The Penn Libraries is committed to describing library materials using current, accurate, and responsible language. If you discover outdated or inaccurate language, please fill out this feedback form to report it and suggest alternative language.

My Account

Shelf Request an item Bookmarks Fines and fees Settings

Guides

Using the Library Catalog Using Articles+ Library Account