My Account Log in

1 option

Phase-Locked Frequency Generation and Clocking : Architectures and circuits for modern wireless and wireline systems / Woogeun Rhee [Ed].

IET Digital Library Ebooks Available online

View online
Format:
Book
Contributor:
Woogeun Rhee, editor.
Series:
Materials, Circuits & Devices.
Materials, Circuits & Devices
Language:
English
Subjects (All):
Electric filters.
Electric noise.
Electric resistance.
Electromagnetic interference.
Low voltage integrated circuits.
Optical interconnects.
Radio--Transmitter-receivers.
Radio.
Silicon.
Voltage-controlled oscillators.
Physical Description:
1 online resource (737 pages).
Place of Publication:
Stevenage : IET, 2020.
System Details:
text file
Summary:
The book has 25 chapters and is divided into 5 parts. The first part which is about Basic architectures and system perspectives deals with Evolution of monolithic phase-locked loops; Fractional-N frequency synthesis; Clock data recovery: a system perspective; and Silicon-based THz frequency synthesizers with wide locking range. The second part which is about Digital-intensive phase-locked loops covers Time-to-digital converters; Bang-bang digital PLLs for wireless systems; Hybrid PLLs; Spur mitigation techniques for DPLL architecture; Fully synthesized digital PLL; and Ultra-low-power ADPLL. The third part which is about Low-noise frequency generation and modulation covers Integrated LC oscillators; Mm-wave and sub-THz CMOS VCOs; Ultra-low phase noise ADPLL for millimeter wave; DTC-based subsampling PLLs for low-noise synthesis and two-point modulation; and Hybrid two-point modulation with 1b high-pass modulation and embedded FIR filtering. The fourth part which is about Clock-and-data recovery and clocking covers An overview of CDR in ultra-high-speed wireline transceivers; Clock and data recovery for optical links; Digital clock and data recovery circuits; Spread spectrum clock generator: a low-cost EMI solution; and High-performance CMOS clock distribution. Finally, part five which is about Advanced clock/frequency generation deals with Sub-sampling PLL techniques; PLLs with nested frequency-locked loop; Time amplified charge pump PLL; Multiplying DLLs; and Wideband PLLs.
ISBN:
9781785618864
Access Restriction:
Restricted for use by site license.

The Penn Libraries is committed to describing library materials using current, accurate, and responsible language. If you discover outdated or inaccurate language, please fill out this feedback form to report it and suggest alternative language.

My Account

Shelf Request an item Bookmarks Fines and fees Settings

Guides

Using the Library Catalog Using Articles+ Library Account