1 option
IEEE Std 1364.1-2002 : IEEE Standard for Verilog Register Transfer Level Synthesis / Institute of Electrical and Electronics Engineers (IEEE).
- Format:
- Book
- Author/Creator:
- Institute of Electrical and Electronics Engineers (IEEE), author, issuing body.
- Language:
- English
- Subjects (All):
- Verilog (Computer hardware description language).
- Verilog (Computer hardware description language)--Standards.
- Physical Description:
- 1 online resource (vii, 100 pages)
- Other Title:
- IEEE Std 1364.1-2002
- Place of Publication:
- New York : Institute of Electrical and Electronics Engineers (IEEE), 2002.
- Summary:
- Standard syntax and semantics for Verilog HDL-based RTL synthesis are described in this standard.
- Notes:
- Description based on publisher supplied metadata and other sources.
- ISBN:
- 0-7381-3502-X
The Penn Libraries is committed to describing library materials using current, accurate, and responsible language. If you discover outdated or inaccurate language, please fill out this feedback form to report it and suggest alternative language.