My Account Log in

4 options

Design methodology for RF CMOS phase lock loops / Carlos Quemada, Guillermo Bistue, Inigo Adin.

EBSCOhost Academic eBook Collection (North America) Available online

View online

EBSCOhost eBook Community College Collection Available online

View online

Ebook Central Academic Complete Available online

View online

eBook EngineeringCore Collection Available online

View online
Format:
Book
Author/Creator:
Quemada, Carlos.
Contributor:
Adin, IInigoigo.
Bistué, Guillermo.
Series:
Artech House microwave library.
Artech House microwave library
Language:
English
Subjects (All):
Metal oxide semiconductors, Complementary--Design and construction.
Metal oxide semiconductors, Complementary.
Phase-locked loops--Design and construction.
Phase-locked loops.
Physical Description:
1 online resource (242 p.)
Edition:
1st ed.
Place of Publication:
Boston ; London : Artech House, c2009.
Language Note:
English
Summary:
Blast through phase-locked loop challenges fast with this practical book guiding you every step of the way from specs definition to layout generation. You get a proven PLL design and optimization methodology that lets you systematically assess design alternatives, predict PLL behavior, and develop complete PLLs for CMOS applications that meet performance requirements no matter what IC challenges you come up against. After a review of PLL essentials, this uniquely comprehensive workbench guide takes you step-by-step through operation principles, design procedures, phase noise analysis, layout considerations, and CMOS realizations for each PLL building block. You get full details on LC tank oscillators including modeling and optimization techniques, followed by design options for CMOS frequency dividers covering flip-flop implementation, the divider by 2 component, and other key factors. The book includes design alternatives for phase detectors that feature methods to minimize jitter caused by the dead zone effect. You also find a sample design of a fully integrated PLL for WLAN applications that demonstrates every step and detail right down to the circuit schematics and layout diagrams. Supported by over 150 diagrams and photos, this one-stop toolkit helps you produce superior PLL designs faster, and deliver more effective solutions for low-cost integrated circuits in all RF applications. Publisher abstract.
Contents:
Design Methodology for RF CMOS Phase Locked Loops; Contents; Preface; 1 Approach to CMOS PLL Design; 2 PLL Fundamentals; 3 LC-Tank Integrated Oscillators; 4 Frequency Divider; 5 Phase Frequency Detector/Phase Detector; 6 Determination of Building Blocks Specifications; 7 Design of a 3.2-GHz CMOS VCO; 8 Design of a Frequency Divider; 9 Design of a Phase Frequency Detector; 10 Design of the Complete PLL; 11 PLL Characterization and Results; About the Authors; Index
Notes:
Description based upon print version of record.
Includes bibliographical references and index.
ISBN:
9781596933842
1596933844
OCLC:
503447788

The Penn Libraries is committed to describing library materials using current, accurate, and responsible language. If you discover outdated or inaccurate language, please fill out this feedback form to report it and suggest alternative language.

Find

Home Release notes

My Account

Shelf Request an item Bookmarks Fines and fees Settings

Guides

Using the Find catalog Using Articles+ Using your account