1 option
Digital timing macromodeling for VLSI design verification / by Jeong-Taek Kong and David Overhauser.
LIBRA TK7874 .K6437 1995
Available from offsite location
- Format:
- Book
- Author/Creator:
- Kong, Jeong-Taek, 1959-
- Series:
- Kluwer international series in engineering and computer science ; SECS 319.
- Kluwer international series in engineering and computer science. VLSI, computer architecture, and digital signal processing
- The Kluwer international series in engineering and computer science ; SECS 319. VLSI, computer architecture and digital signal processing
- Language:
- English
- Subjects (All):
- Integrated circuits--Very large scale integration--Design and construction--Data processing.
- Integrated circuits.
- Integrated circuits--Verification--Data processing.
- Computer-aided design.
- Integrated circuits--Verification.
- Physical Description:
- xxi, 265 pages : illustrations ; 24 cm.
- Place of Publication:
- Boston : Kluwer Academic, [1995]
- Notes:
- Includes bibliographical references and index.
- ISBN:
- 0792395808
- OCLC:
- 32348956
The Penn Libraries is committed to describing library materials using current, accurate, and responsible language. If you discover outdated or inaccurate language, please fill out this feedback form to report it and suggest alternative language.